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Abstract: Dark Matter Particle Explorer (DAMPE) is a Chinese scientific satellite designed for cosmic ray study
with a primary scientific goal of indirect detection of dark matter particles. As a crucial sub-detector, BGO calorimeter
measures the energy spectrum of cosmic rays in the energy range from 5 GeV to 10 TeV. In order to implement high-
density front-end electronics (FEE) with the ability to measure 1848 signals from 616 photomultiplier tubes on the
strictly constrained satellite platform, two kinds of 32-channel front-end ASICs, VA160 and VATA160, are customized.
However, a space mission period of more than 3 years makes single event effect (SEE) a probable threat to reliability.
In order to evaluate the SEE sensitivity of the chips and verify the effectiveness of mitigation methods, a series of
laser-induced and heavy ion-induced SEE tests were performed. Benefiting from the single event latch-up (SEL)
protection circuit for power supply, the triple module redundancy (TMR) technology for the configuration registers
and optimized sequential design for data acquisition process, VA160 and VATA160 with the quantity of 54 and 32
respectively have been applied in the flight model of BGO calorimeter with radiation hardness assurance.
Key words: space electronics, single event effect, radiation hardness, heavy ion, pulsed laser
PACS: 81.40.Wx, 29.40.Vj, 42.88.+h
1 Introduction
DAMPE (Dark Matter Particle Explorer), one of the
four satellites planned in the framework of the Strate-
gic Pioneer Research Program in Space Science of the
Chinese Academy of Sciences, is going to be launched
at the end of 2015. Its main scientific objective is to
measure cosmic rays with much wider energy range (5
Gev–10 Tev) than existing space experiments in order to
identify possible dark matter signatures [1].
As a key sub-detector of DAMPE, BGO (Bismuth
Germanate) electromagnetic calorimeter provides a wide
range of energy deposition of the particles traversing
the detector. In order to reconstruct the electromag-
netic shower profile, 308 BGO crystal bars with dimen-
sions of 2.5×2.5×60 cm3 form 14 layers. Crystal bars
in consecutive layers are oriented orthogonally to each
other. Each crystal bar optically couples two Hama-
matsu R5610 photomultiplier tubes (PMTs). The 2nd,
5th and 8th dynodes of each PMT are readout syn-
chronously to achieve a total dynamic range of 2×105
[2, 3]. Hence, to measure 1848 signals on the power-
limited and weight-limited satellite platform, two read-
out chips for PMTs (VA160 and VATA160), are cus-
tomized to implement high-density and low-power front-
end electronics (FEE) [4].
However, single event effect (SEE) is a vital factor
that affects the reliability of FEE [5]. DAMPE orbits
the earth at an attitude of 500 kilometers and an incli-
nation of 97 degrees for the mission period of at least
3 years. The radiation sources of the orbit are com-
posed of galactic cosmic rays, solar particles, and par-
ticles trapped in the Van Allen belts, which results in
a wide variety of particles with various amounts of ki-
netic energy corresponding to a wide spectrum of linear
energy transfer (LET). Through CREME96, a tool for
SEE rate prediction, the LET spectrum of the orbit is
calculated, as shown in Fig. 1 [6, 7]. It indicates that the
SEE tolerance of semiconductor should be greater than
37.5 MeV·cm2/mg, otherwise mitigation methods should
be seriously considered to assure radiation hardness.
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Fig. 1. Integral LET spectrum for silicon (calcu-
lated by CREME96).
2 Overview of VA160 and VATA160
VA160 and VATA160, which are designed by IDEAS
(Norway) and manufactured with the 0.35um CMOS
technology processed on epitaxial silicon wafer, are able
to cope with 32 channels of PMT dynode signals si-
multaneously [8, 9]. VATA160 shown in Fig. 2 is com-
posed of VA part and TA part in a die. VA part, which
is the exactly same as VA160, consists of 32 identical
channels for charge measurement [10]. The charge pulse
from PMT dynode is fast amplified by a charge sensi-
tive amplifier (CSA), shaped by a slow shaper (S), sam-
pled by a sample-and-hold unit (S/H), and switched to
a differential current output buffer (AOB) via an ana-
logue multiplexer (AMUX). Besides, via the analogue
de-multiplexer (ADEMUX), each channel could be cali-
brated by injecting the external calibration charge. TA
part generates trigger information. The output of each
CSA is directly coupled to the corresponding input of
TA part. It is amplified via a programmable gain stage
(G) and a fast shaping amplifier (FS), then discriminated
by a low-sensitive discriminator (C). If the pulse height
exceeds the common threshold, a trigger signal is gen-
erated. All channels share a common wire-ORed trigger
output. There are a few digital circuits in the chips as
well. Two 32-bit shift registers of VA part control AMUX
and ADEMUX respectively. A 165-bit configuration reg-
ister of TA part stores the operating settings.
Fig. 2. Architecture of VATA160.
3 Experimental approaches and results
3.1 Test setup
In order to fit different irradiation facilities, the test
setup shown in Fig. 3 is designed. Except device under
test (DUT), DUT board includes a few passive com-
ponents and connectors which are radiation-insensitive.
VA160 and VATA160 have their own DUT boards re-
spectively. DAQ board is much like a special IC tester
that is designed for irradiation tests. It supplies power,
sets work mode, monitors operating current, measures
performance, and distinguishes abnormalities for DUT.
An acquisition program on the remote computer controls
DAQ board via RS-485 bus. Fig. 3. Test setup and the die of VATA160.
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3.2 Laser-induced SEE testing
Laser-induced SEE testing is a much more cost-
efficient way to rehearse heavy ion testing and verify
the effectiveness of mitigation methods. Tests were per-
formed at the Pulsed Laser Single Event Effects Facil-
ity (PLSEE) in National Space Science Center (Beijing).
Pulsed laser with the wavelength of 1064 nm scanned the
entire chip to explore latch-up phenomena [11].
Some interesting results were obtained. Firstly, as the
spot diameter of the laser beam was less than 3 µm, ob-
servable latch-up sensitive areas were precisely located.
Fig. 4 shows some of them. Secondly, the minimize laser
energy triggering latch-up of VA part (or VA160) was
greater than that of TA part, which inferred that thresh-
old LET of VATA160 is lower. Thirdly, once a sensitive
area was triggered, the current raised immediately to a
steady value thereafter even though the same position
was still under exposure. If the laser continued to irradi-
ate other sensitive areas, the current raised step by step
until the power shut off. However, pulsed laser is differ-
ent in the mechanism of energy deposition from heavy
ion, and forward incident laser could hardly reach the
sensitive areas covered by the metal layers, heavy ion
testing is indispensable [12].
Fig. 4. Some SEL sensitive areas obtained from the laser testing.
3.3 Heavy ion-induced testing
Heavy ion tests were performed at Heavy Ion Re-
search Facility in Lanzhou (HIRFL, Lanzhou) and HI-13
tandem accelerator in China Institute of Atomic Energy
(HI-13, Beijing). Irradiation tests performed at HIRFL
were in air. It was convenient to observe all abnormal
phenomena induced by ion strike. However, changing
species or initial energy of ion is time-consuming, de-
graders were preferred to adjust the ion energy on the
surface of die and thus specified LET values were ob-
tained. Irradiation tests performed at HI–13 were in
vacuum. DUT boards mounted inside the vacuum cham-
ber were connected with DAQ boards through special
adapters on the chamber. Since the number of adapters
is limited, only power lines for DUTs were connected to
investigate SEL. Five VA160 chips and three VATA160
chips with removal of the package lids were tested.
The test results of SEL are summarized in Table 1.
In order to get saturated cross section (σsat), threshold
LET (LETth), width factor (W) and shape factor (S),
Weibull distributions are fitted for VA160 and VATA160
in Fig. 5 and Fig. 6 respectively. With these four param-
eters and the LET spectrum, SEL rates due to direct
ionization are calculated to be: 7.5×10−5 /device/day
for VA160 and 5.2×10−4 /device/day for VATA160.
Fig. 5. SEL cross section of VA160 versus LET
(calculated by CREME96).
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Table 1. Summary of SEL results.
Facility DUT Ion species LET/(MeV·cm2/mg) Fluence/(ions/cm2) Latchh-ups Cross section/(cm2/device)
HIRFL VA160 84Kr 20.6 2.23×107 0 N/A
HIRFL VA160 84Kr 22.0 3.39×107 4 1.18×10−7
HIRFL VA160 84Kr 23.5 5.40×106 3 5.56×10−6
HIRFL VA160 84Kr 26.4 1.00×105 16 1.60×10−5
HIRFL VA160 84Kr 31.6 3.01×105 15 4.98×10−4
HIRFL VA160 84Kr 39.6 1.75×105 15 8.57×10−4
HI-13 VATA160 13Al 8.4 3.00×107 0 N/A
HI-13 VATA160 32Cl 13.1 2.75×107 16 5.82×10−7
HI-13 VATA160 32Cl 15.0 1.00×107 24 2.40×10−6
HI-13 VATA160 22Ti 21.8 9.22×106 160 1.73×10−5
HIRFL VATA160 129Xe 50.9 2.01×105 82 4.08×10−4
HIRFL VATA160 129Xe 64.5 1.67×105 103 6.17×10−4
Fig. 6. SEL cross section of VATA160 versus LET
(calculated by CREME96).
The 165-bit configuration register of VATA160 was
monitored when the testing was performed at HIRFL.
No upset event was observed.
4 Discussion of hardness assurance and
mitigation methods
4.1 Proton SEL rate
The maximum trapped proton energy in the Earths
radiation belts is around 400 MeV, thus the max LET
of second particles produced by the inelastic interac-
tions of protons with Si is about 13.0 MeV·cm2/mg [13].
Since the SEL LET threshold of VATA160 is about 11.0
MeV·cm2/mg, the proton-induced latch-up should be
considered. However, since there is no proper proton
source available for us, an empirical PROFIT method
that uses experimental data of heavy ion to predict the
proton rate is adopted instead [14]. Through calcula-
tion, the proton SEL rate is about 4.8×10−8 /device/day,
which is far lower than the heavy ion SEL rate even mul-
tiplied by a tenfold calculation error. Hence, the impact
of proton SEL is negligible.
4.2 SEL protection Method
Over the mission period of 3 years, 54 VA160 chips
and 32 VATA160 chips applied in BGO calorimeter
may suffer 4 SEL events and 18 SEL events respec-
tively. Therefore, mitigation methods are strongly rec-
ommended. However, it is not practical to change the
IC layout or the fabrication process because of cost and
schedule. Preventing the chips from damage caused by
SEL in the design of FEE is another possible way.
Though there are at most six VA160 or VATA160
chips mounted on a front-end board, the total fluctu-
ant current is less than 10 mA no matter what mode
the chips run in. And, the minimum latch-up current
that has been observed is at least 25 mA larger than
normal operating current. Therefore, a SEL protection
circuit with fast respond shown in Fig. 7 is developed. A
SEL event is identified once the current exceeds preset
threshold, and then the comparison algorithm in FPGA
disables LDO regulators immediately. The time from
current over the threshold to power off is less than 100
µs, which minimizes the burden of power supply. During
the power outage, all control signals from FPGA are set
to ground level as well to avoid the emergence of sneak
circuits. After latch-up is removed, LDO regulators are
enabled again to power the chips and the work mode is
subsequently restored to the status before power off.
Fig. 7. Simplified schematic of the SEL protection circuit.
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A prototype of the front-end board with the protec-
tion circuit was verified by pulsed laser, as shown in
Fig. 8. Latch-ups on VA160 or VATA160 were identi-
fied and cleared thousands of times without function or
performance damage, which sufficiently proved the effec-
tiveness of the protection circuit.
Fig. 8. SEL protection circuit in the front-end
board was verified by pulsed laser.
4.3 SEU immune configuration registers
The 165-bit configuration register in TA part, which
maintains the settings for very long time in orbit, con-
sists of a series of triple-redundancy flip-flops (TRFFs)
implemented to avoid loss of information upon SEU
events. A sketch showing the principle of a TRFF is in
Fig. 9. After all bits have been shifted into the DFFs of
the serial shift register, the value of each DFF is loaded
into the three parallel latches. The output of each TRFF
is the logic value that the majority of the latches store.
Fig. 9. The structure sketch of triple-redundancy
flip-flops [9].
In case of an upset in a latch, the single event detec-
tion module automatically rewrites the three latches with
the correct value and sends a flag signal (seu b) to the
external system. A feedback mechanism is provided to
load the output of TRFF into the DFF which could be
readout through shift operation. During the heavy ion
testing performed at HIRFL, the registers were readout
and checked the moment a pulse appeared on the seu b
pin. No error was found, which verified that the TRFF
is immune to SEU.
4.4 Optimized sequential design
VA part (or VA160) has two identical 32-bit shift reg-
isters that execute the same timing operation shown in
Fig. 10. The registers are reset at the beginning and end
of each acquisition, which prevents upset from accumu-
lating and sustaining. As a result, each acquisition is
independent. If a register is upset, the worst situation
that could happen is that the current acquisition fails.
Besides, the chance that the registers of two or more
chips are upset simultaneously within an acquisition cy-
cle (less than 1.0 ms) is too rare to happen. According to
the physics simulation, temporary abnormality of a chip
hardly affects the electromagnetic shower reconstruction
in off-line data analysis. Hence, SEU that occurs on the
shift registers is tolerable. Moreover, independent ac-
quisition makes single event transient (SET) negligible
though the analog circuit occupies the most die area of
the ASICs [15].
Fig. 10. Timing diagram of the 32-bit shift register.
5 Conclusion
VA160 and VATA160 chips achieve all the require-
ments to implement the front-end electronics of BGO
calorimeter except for unknown radiation tolerance, thus
SEE tests with pulsed laser and heavy ion were per-
formed. The results showed that the chips are SEL
sensitive. The number of expected SEL events on or-
bit is not negligible since there are 54 VA160 chips and
32 VATA160 chips applied in the calorimeter for more
than 3 years. Therefore, an effective SEL protection
circuit with fast respond, which was sufficiently verified
by pulsed laser, has been added into the FEE to avoid
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catastrophic damage caused by SEL. We also concluded
that the 165-bit configuration register is immune to SEU,
and periodic refreshing removes any possible soft errors
caused by ion strike during the long-term acquisition in
space. Benefiting from these mitigation methods, the
flight model of BGO calorimeter achieves radiation hard-
ness assurance.
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